We created tri-gate sub-100 nm In 0.53 Ga 0.47 As metal-oxide-semiconductor-field-effect-transistors (MOSFETs) with a bi-layer Al 2 O 3 /HfO 2 gate stack and investigated the scaling effects on equivalent-oxide-thickness (EOT) and fin-width (W fin ) at gate lengths of sub-100 nm. For L g = 60 nm In 0.53 Ga 0.47 As tri-gate MOSFETs, EOT and W fin scaling were effective for improving electrostatic immunities such as subthreshold swing and drain-induced-barrier-lowering. Reliability characterization for In 0.53 Ga 0.47 As Tri-Gate MOSFETs using constant-voltage-stress (CVS) at 300K demonstrates slightly worse V T degradation compared to planar InGaAs MOSFET with the same gate stack and EOT. This is due to the effects of both of the etched fin's sidewall interfaces.
Introduction
Traditional SiO 2 /Si-based gate stack downscaling has approached its fundamental and applied limits due to high current density leakage through ultrathin SiO 2 and the material limitations of Si. This impacts the Metal-Oxide-Semiconductor Field-Effect-Transistor (MOSFET) operating speed, reliability, condensed device density, and power consumption. Indium-rich In x Ga 1−x As channel materials, where x > 0.53, are the most promising non-Si n-channel candidates for next-generation Complementary-MOS (CMOS) technology at and beyond the 5-nm technology node. The most promising new technology is a combination of a high-k oxide and III-V channel materials because of outstanding carrier transport properties such as the effective electron mobility (µ n ) and injection velocity (ν x0 ) [1] [2] [3] [4] [5] [6] . For the past three decades, a key bottleneck in developing III-V MOSFETs has been poor interface state quality between the oxide and III-V channel [7] [8] [9] [10] [11] . Atomic-layer-deposition (ALD) provides a very good quality interface, presumably due to the "self-cleaning effect" during the high-k deposition, especially in the In 0.53 Ga 0.47 As channel [12] [13] [14] [15] . The high-k gate dielectric can reduce leakage current through a thick physical dimension while keeping an equivalent oxide thickness (EOT). Recently, using the ALD process, our group demonstrated a tri-gate In 0.53 Ga 0.47 As MOSFET and an ultra-thin-body (UTB) planar InGaAs MOSFET with high-k gate stacks. This indicated an excellent interface trap density (D it ) [16] . Among the high-k dielectrics Al 2 O 3 , HfO 2 , La 2 O 3 , ZrO 2 and TiO 2 oxides that have been studied, no single dielectric is a clear leading contender. However, both Al 2 O 3 and HfO 2 are quite attractive due to the ease of fabrication using the ALD process. Even though Al 2 O 3 has a comparatively large bandgap (~8.8 eV), a good interfacial boundary with a self-cleaning effect, high thermal stability, fewer active electrical defects and a moderate dielectric constant (k = 6-9). Conversely, even though HfO 2 has a higher dielectric constant (k = 20-25) and moderate bandgap (~5.7 eV), it has lower thermal and interfacial stabilities, larger hysteresis, a higher leakage tendency, and more active electrical traps. Using this information, we created an InGaAs MOSFET with Al 2 O 3 /HfO 2 bi-layer gate stack scaled down to an EOT below 1 nm [16, 17] . The UTB planar InGaAs MOSFET with Al 2 O 3 /HfO 2 exhibits outstanding performance parameters, including S = 69 mV/dec, DIBL < 10 mV/V, C-V hysteresis < 10 mV/V with D it = 2.7 × 10 12 /cm 2 -eV and EOT ≈ 0.7 nm [16, 17] .
For a deeply scaled-down transistor using 5-nm technology, body thickness (t body ) has to be thinned down in such a way that L g can maintain electrostatic immunity. However, thinning down t body degrades the carrier transport and increases parasitic resistance in the channel. A non-planar structure with a tri-gate configuration is an effective way to improve electrostatic immunity while preserving the carrier transport's ability to maintain parasitic resistance [18, 19] .
In this paper, we address the benefits of EOT and fin-width scaling on subthreshold swing and DIBL in tri-gate InGaAs MOSFETs. We also demonstrate preliminary reliability characterization to verify the etched fin's sidewall interface and damages when the devices are in operation mode.
Materials and Methods
The device fabrication process started with a conventional sequence of mesa isolation with H 3 PO 4 -based wet chemistry to isolate the current path. Non-alloyed Mo-based ohmic contact for S/D was evaporated on top of a heavily doped InGaAs cap layer. This was followed by two E-beam lithography steps consisting of fin formation for non-planar structures. Next, the gate was recessed to expose an area for the high-k gate stack. This was done utilizing wet-based chemistry. Two types of high-k, Al 2 O 3 /HfO 2 (0.7 nm/1.6 nm) and Al 2 O 3 (3 nm), were deposited to split the EOT. Their corresponding EOTs were ≈ 0.7 nm for Al 2 O 3 /HfO 2 (0.7 nm/1.6 nm) and ≈ 2 nm for Al 2 O 3 (3 nm). ALD-based 20-nm TiN was deposited for the metal-gate (MG). The process flow was conducted below 350 • C to avoid any thermal damage to the gate region. The completed tri-gate InGaAs MOSFET had an L g = 60 nm, 20 nm fin-height (H fin ), and fin-width (W fin ) range from 60 nm to 30 nm. The effective gate-width (W g_eff ) was calculated using the equation W fin + 2 × H fin . A planar type InGaAs MOSFET was also made with an ultra-thin-body (5 nm) and Al 2 O 3 /HfO 2 (0.7 nm/1.6 nm) gate stack. Figure 1 shows the conceptual architecture of the 3D tri-gate In 0.53 Ga 0.47 As MOSFET and a cross-sectional schematic of each fin along the gate-length direction. We also made a MOS capacitor on top of the InGaAs surface to optimize the interface trap.
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Results and Discussion

Conclusions
We investigated the effect of EOT and Wfin on the electrostatic integrity of tri-gate InGaAs MOSFETs at gate lengths in the sub-100 nm regime. EOT and Wfin scaling help to improve the shortchannel effects. In addition, reliability characterization for InGaAs tri-Gate MOSFETs using constantvoltage-stress (CVS) at 300 K revealed slightly more VT degradation compared to planar InGaAs MOSFETs with the same gate stack and EOT. This indicates that the etched fin effect on both sidewall interfaces is not a concern for the etched tri-gate process. 
